



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number:

0 608 633 A2

12

EUROPEAN PATENT APPLICATION

21 Application number: 93310555.3

51 Int. Cl.⁵: C23C 16/44, H01L 21/84

22 Date of filing: 24.12.93

30 Priority: 28.01.93 US 10110

43 Date of publication of application:
03.08.94 Bulletin 94/31

84 Designated Contracting States:
BE CH DE ES FR GB IT LI NL

71 Applicant: **APPLIED MATERIALS, INC.**
3050 Bowers Avenue
Santa Clara California 95054-3299(US)

72 Inventor: **Law, Kam S.**
461 Riviera Drive
Union City, CA 94587(US)
Inventor: **Robertson, Robert**
916 Webster Street
Palo Alto, CA 94301(US)
Inventor: **Lou, Pamela**

227 Arbor Street
San Francisco, CA 94131(US)
Inventor: **Kollrack, Marc Michael**
1141 College Avenue
Alameda, CA 95401(US)
Inventor: **Lee, Angela**
407 Acalanes Drive,
Apt No 19
Sunnyvale, CA 94086(US)
Inventor: **Maydan, Dan**
12000 Marietta Lane
Los Altos Hills, CA 94022(US)

74 Representative: **Bayliss, Geoffrey Cyril et al**
BOULT, WADE & TENNANT
27 Furnival Street
London EC4A 1PQ (GB)

54 Method for multilayer CVD processing in a single chamber.

57 Multilayer deposition of thin films onto glass substrates to form thin film transistors can be carried out in the same chamber (120) under similar reaction conditions at high deposition rates. We have found that sequential thin layers of silicon nitride and amorphous silicon can be deposited in the same chamber by chemical vapor deposition using pressure of at least 0.5 Torr and substrate temperatures of about 250-370°C. Subsequently deposited different thin films can also be deposited in separate chemical vapor deposition chambers (122, 124, 126) which are part of a single multichamber vacuum system (111).




Fig. 2

EP 0 608 633 A2

This invention relates to the deposition of multilayer thin films using chemical vapor deposition processing. More particularly, this invention relates to a process for depositing sequential layers of different thin films in the same processing chamber.

In the manufacture of liquid crystal cells, two glass plates are joined together with a layer of a liquid crystal material sandwiched between them. The glass substrates have conductive films thereon (at least one must be transparent, such as an ITO film) that can be connected to a source of power to change the orientation of the liquid crystal material. Various areas of the liquid crystal cell can be accessed by proper patterning of the conductive films. More recently, thin film transistors have been used to separately address areas of the liquid crystal cell at fast rates. Such liquid crystal cells are useful for active matrix displays such as TV and computer monitors.

As the requirements for resolution of liquid crystal monitors has increased, it has become desirable to separately address a plurality of areas of the liquid crystal cell, called pixels. Since up to about 1,000,000 pixels are present in modern displays, at least the same number of transistors must be formed on the glass plates so that each pixel can be separately addressed.

Different types of thin film transistors are in current use but most require deposition of a gate dielectric layer over a patterned gate metal with an amorphous silicon layer thereover. Metal contacts are deposited thereafter over the amorphous silicon film, which also can have a thin layer of doped silicon thereover to improve contact between the amorphous silicon and the overlying metal contacts. A nitride layer can also be deposited over the amorphous silicon layer as an etch stop.

It is known how to deposit amorphous silicon and silicon nitride layers by glow discharge or a plasma type process. However, the rate of deposition of CVD films is quite low, e.g., about 100-300 angstroms per minute. Since films up to about 5000 angstroms thick are required for the manufacture of thin film transistors, comparatively lengthy deposition times are thus required which increases the cost of making these films. It would be desirable to improve the deposition rate of CVD films to reduce costs.

Because of the large size and weight of glass substrates which are for example about 350 x 450 x 1.1 mm in size, generally large reaction chambers are required for deposition of thin films thereon, and large and often slow transfer equipment is needed to transfer the substrates from one reaction chamber to another for sequential deposition of these thin films. The transfer of substrates requires some amount of time and reduces the throughput of the system. Further the transfer is generally accompanied by a drop in substrate temperature; thus the substrate has to be reheated up to deposition temperature after such transfer, again adding to the time required for deposition. In addition, the danger of contamination of the deposited film during transfer from one chamber to another is always present.

Thus it would be highly desirable to be able to deposit more than one film sequentially in the same reaction chamber in an efficient way, thus eliminating one or more transfer steps, with the disadvantages enumerated above, but without sacrificing the quality of the films or their deposition rate.

We have found that a plurality of consecutive films useful for making thin film transistors can be sequentially deposited in the same reaction chamber under certain conditions of temperature and pressure. This process eliminates one or more transfers of the large glass substrates between reaction chambers. For one type of transistor it is possible to deposit the gate dielectric silicon nitride and the active amorphous silicon films in the same chamber. For another type of transistor it is possible to deposit the gate dielectric silicon nitride, the active amorphous silicon and a second silicon nitride in the same chamber. For other transistor designs other combinations of films may be needed, and these films may also be deposited in the same chamber. Further, we have found that the deposition rates are improved over prior art processes, thus doubly improving the efficiency of the present process.

Fig. 1 is a cross sectional view of a CVD reactor useful for deposition of sequential thin films on large glass substrates.

Fig. 2 is a plan view of a vacuum system for processing glass substrates including the CVD reactor of Fig. 1.

Details of deposition of certain thin films are described in our US Patent Application Nos. 08/010,109 filed 28th January 1993 and 08/010,118 filed 28th January 1993.

We have found that we can deposit sequential films in the same chamber over large glass substrates having preformed gate metal areas deposited thereon. The entire process of forming transistors on large glass substrates comprises many steps, including the deposition steps described in the above referenced copending applications. These deposition processes have high deposition rates. The other steps involve the stabilization or transition of conditions in the chamber. The steps between sequential depositions are important for the interface between the sequential layers. Because the steps performed between depositions are all carried out within the same vacuum chamber, this process leads to improved control of the interface properties obtained using prior art deposition systems.

US Patent 4,892,753 to Wang et al, incorporated herein by reference, describes a plasma enhanced CVD reactor having features suitable for carrying out the present CVD processes. Although the reactor of this reference is described in terms of processing semiconductor wafers, suitable adjustments of size will accommodate the present large glass substrates.

5 The reactor useful herein will be further described with reference to Fig. 1.

Fig. 1 is a cross sectional view of a vacuum chamber 10, typically made of aluminum, that has a reaction region 12. A substrate 14 is supported on a suitable support or susceptor 16 that can be heated, as by a resistive heater embedded in the susceptor. Above the substrate 14 is a gas manifold plate 18 which supplies the precursor reaction gases, carrier gases and purge gases from a gas inlet 19 to the reaction
10 region 12. The spacing -d- between the substrate 14 and the gas manifold 18 is adjustable. Because this spacing can be adjusted, along with the other adjustable process conditions of pressure, power, gas flows and temperature, it is possible to achieve certain film properties and film property uniformity across the large area of the substrates while achieving high deposition rates. The spacing between the substrate 14 and the gas manifold plate 18 in a chamber such as is disclosed in Wang et al is typically about one inch.
15 An elevator assembly 40 allows the substrate support 16 to be raised and lowered with respect to the gas manifold plate 18.

The elevator assembly 40 has a dual function. When a substrate 14 is transferred into the chamber 10 by means of a substrate support arm 20 operated by a robot in an adjacent chamber (not shown), the position of the substrate 14 in the chamber initially is shown by the dotted line 14A. At that time the lift pins
20 41 are raised to support the substrate while the support arm 20 is retracted from the chamber. The elevator assembly 40 then raises the susceptor 16 and the substrate 14 to its processing position. A closable opening 30 is opened to allow entry and exit of the substrate 14 by the robot support arm 20. During processing, the closable opening 30 is closed by means of a piston driven slit valve 32.

The gas manifold plate 18 is a plate having a plurality of openings therethrough uniformly distributed
25 over the plate 18. A typical manifold plate 18 useful herein has about 10,000 openings in the plate which is about the same size as the substrate 14.

The gas manifold plate 18 is part of a gas distribution system that flows the process gases across the substrate 14 and radially outwardly to the edges of the substrate and beyond, where they are removed by evacuation channel 22 connected to an exhaust port (not shown). A shield or shadowframe 24 prevents
30 deposition onto the edges of the substrate 14.

The temperature of the gas manifold 18 is regulated so as to minimize deposition of the solid products of the reaction onto the gas manifold 18.

An RF power supply and matching network (not shown) create and sustain a plasma of the process gases from the precursor gases in the reaction region 12. Preferably high frequency RF power of 13.56
35 MHz is employed, but this is not critical and lower frequencies can be used. Further, the gas manifold plate 18 is RF driven, while the susceptor or substrate support 16 is grounded. Suitably the walls of the chamber are covered with a protective ceramic material. This design allows a high degree of plasma confinement between the gas manifold 18 and the support 16, thereby increasing the concentration of reactive species and the deposition rate of the subject thin films.

40 By maintaining the spacing -d- between the gas manifold plate and the substrate relatively small, the chamber itself can be made smaller and the deposition processes are more controllable; further, the small volume of the reaction region 12 allows rapid changes of gas components in the reaction region 12 and reactant gases and by-product gases from a first deposition can be rapidly removed and replaced for a subsequent one or more depositions.

45 Gate dielectric silicon nitride films must be of high quality to be useful in forming thin film transistors on glass substrates. In accordance with the process of the invention, such high quality silicon nitride films can be made at deposition rates of up to 2000-3000 angstroms/min, which was highly unexpected. These rates are achievable by maintaining the pressure in the CVD chamber at between about 0.8 to 2.0 Torr, and the temperature of the substrate at about 300-350 °C during deposition. In addition precursor gas flow rates are
50 regulated to maintain adequate reaction gas levels. Suitably silane (100 - 300 sccm) and ammonia (500 - 1000 sccm) are employed in a carrier gas of nitrogen (1000 - 10,000 sccm) to deposit silicon nitride films.

In similar manner, amorphous silicon thin films are deposited over the gate dielectric silicon nitride film using silane as the precursor gas (100 - 1200 sccm) in a hydrogen carrier gas (1000 - 3000 sccm). Unexpectedly, we have found that amorphous silicon thin films can be deposited at rapid rates, uniformly
55 over the silicon nitride layer, using the same temperature as for the silicon nitride films. Thus by merely changing the gases, power, spacing and pressure, sequential thin films of silicon nitride and amorphous silicon can be deposited onto large glass substrates in the same reaction chamber, and at high deposition rates. In general the thickness of amorphous silicon films for thin film transistor applications will vary from

about 300-3000 angstroms.

The temperature of the glass plates must be high enough to form high quality films but must be maintained below about 450 °C when the large glass substrates may warp. In general a deposition temperature of from about 270-350 °C is maintained during deposition.

5 The present invention will be further illustrated in the following examples, but the invention is not to be limited to the details described therein.

Example 1

10 Glass substrates 360 x 450 x 1.1 mm thick having a preselected pattern of gate metal pads deposited thereon in an array and having a layer of silicon oxide about 2500 angstroms thick thereover was brought under vacuum and into a CVD chamber. The substrate was then heated to 330 °C under flowing nitrogen and then sequential deposition of silicon nitride and amorphous silicon thin films carried out under the following conditions:

15 For Silicon Nitride Deposition

20 SiH ₄	110 sccm
NH ₃	550 sccm
N ₂	3900 sccm
Power	600 Watts
Pressure	1.2 Torr
Spacing	1000 mils
25 Susceptor Temperature	397 °C
Substrate Temperature	340 °C

The rate of deposition was 930 angstroms/min and a layer about 500 angstroms thick was deposited (in 30 about 32 seconds).

This layer had a refractive index of 1.91, a compressive stress of -4.9×10^9 dynes/cm², a wet etch rate of 360 Angstroms/min in 6:1 buffered HF solution, and a root mean squared surface roughness of 1.1 nm, all of which are indicative that a good quality gate dielectric silicon nitride was deposited.

After a 30 second purge with nitrogen, a second layer, this time of amorphous silicon, was deposited 35 over the silicon nitride layer using the same manifold-substrate spacing under the following conditions:

For Amorphous Silicon Deposition

40 SiH ₄	275 sccm
H ₂	1550 sccm
Power	300 Watts
Pressure	1.2 Torr
45 Susceptor Temperature	397 °C
Substrate Temperature	320 °C*

* Although the susceptor temperature and the pressure remained the same, the temperature of the substrate was slightly lower because hydrogen is a better heat transfer medium.

50 The amorphous silicon deposition rate was 944 angstroms/min and the film was deposited to a thickness of 3000 angstroms. The stress in this film was measured to be -6.9×10^9 dynes/cm². The SiH peak position was 2000 cm⁻¹ and the peak width was <120 cm⁻¹.

55 The above films were formed into finished transistor devices and tested. The devices had satisfactory device characteristics, including threshold voltage, mobility and leakage current in the off mode, comparable to devices made on prior art deposition equipment.

Thus sequential deposition of high quality films of silicon nitride gate dielectric and amorphous silicon was carried out in the same chamber, at high deposition rates, and at the same susceptor temperature.

Example 2

Silicon nitride and amorphous silicon films were deposited following the procedure of Example 1, except for the change in the silicon nitride deposition conditions:

SiH ₄	110 sccm
NH ₃	550 sccm
Nitrogen	3700 sccm
Power	600 Watts
Pressure	0.8 Torr
Spacing	1000 mils
Susceptor Temperature	397 °C
Substrate Temperature	330 °C*

* The reduction in the pressure resulted in a reduction in the substrate temperature due to the decrease in the efficiency of heat transfer from the susceptor to the substrate.

The silicon nitride film deposited under the above conditions was judged to be of good quality.

After a 30 second purge with nitrogen, a second layer of amorphous silicon was deposited under the same conditions as in Example 1 over the silicon nitride.

The electrical characteristics of transistors made with these films were good.

This example demonstrates that the substrate temperature can be varied using varying process conditions, in this case the pressure, while holding the susceptor at a constant temperature.

Example 3

Silicon nitride and amorphous silicon were deposited following the procedure in Example 1 except that the susceptor temperature was changed from 358 °C for the silicon nitride deposition to 410 °C for the amorphous silicon deposition. This resulted in substrate deposition temperatures of 300 °C and 330 °C for the two films respectively.

Silicon Nitride Deposition

SiH ₄	110 sccm
NH ₃	550 sccm
Nitrogen	3900 sccm
Power	600 Watts
Pressure	0.8 Torr
Spacing	1000 mils
Susceptor Temperature	358 °C
Substrate Temperature	300 °C

Amorphous Silicon Deposition

SiH ₄	275 sccm
H ₂	1550 sccm
Power	300 Watts
Pressure	1.2 Torr
Spacing	1000 mils
Susceptor Temperature	410 °C
Substrate Temperature	330 °C

The silicon nitride and amorphous silicon films were judged to be of good quality and the electrical characteristics of transistors made with these films were judged to be good.

In the above Example the susceptor temperature was changed while the glass was still in the chamber between the silicon nitride and the amorphous silicon depositions. The rate of change of the susceptor temperature is between 3-5 °C/min, so that a large change in temperature requires a lengthy period of time, approximately 15 minutes in this example. For small changes in the susceptor temperature, this procedure may be practical.

The above Example also demonstrates that a reported restriction, that the substrate temperature must be reduced for each subsequent deposition, e.g., the substrate temperature for the amorphous silicon deposition must be lower than for the gate dielectric silicon nitride, or the substrate temperature for an etch stop silicon nitride, must be less than for the preceding amorphous silicon layer, was not a requirement of the present processes. This feature is a significant advantage over prior art processes.

Example 4

In this Example three layers were deposited sequentially in the same reaction chamber at the same susceptor temperature; a gate dielectric silicon nitride layer about 500 angstroms thick; an amorphous silicon layer about 500 angstroms thick; and an etch stop silicon nitride layer about 3000 angstroms thick. The deposition conditions are summarized below:

Gate Dielectric Silicon Nitride

SiH ₄	110 sccm
NH ₃	550 sccm
Nitrogen	3900 sccm
Power	600 Watts
Pressure	0.8 Torr
Spacing	1000 mils
Susceptor Temperature	337 °C
Substrate Temperature	282 °C

Amorphous Silicon

SiH ₄	275 sccm
Hydrogen	1550 sccm
Power	300 Watts
Pressure	1.2 Torr
Spacing	1000 mils
Susceptor Temperature	337 °C
Substrate Temperature	280 °C

Etch Stop Silicon Nitride

5

10

SiH ₄	330 sccm
NH ₃	1100 sccm
Nitrogen	11,000 sccm
Power	1500 Watts
Pressure	2.0 Torr
Spacing	1500 mils
Susceptor Temperature	337 °C
Substrate Temperature	300 °C

The gate dielectric silicon nitride and amorphous silicon were good quality films. The etch stop silicon nitride is required to have film properties that are different than the gate dielectric silicon nitride, and thus it is not considered a high quality film by the standards discussed hereinabove. In particular, the etch stop silicon nitride has a high wet etch rate and a high concentration of Si-H bonds. The electrical characteristics of the transistors made with these films are good and comparable to transistors made with gate dielectric and amorphous silicon films deposited at higher temperatures than the etch stop silicon nitride.

Thus in this Example we demonstrated that three layers of a transistor can be deposited in the same chamber and with the same susceptor temperature. The processes used herein were successful despite deviating from the restrictions reported by prior art workers, i.e., that sequential layers must be deposited at progressively lower substrate temperatures.

The above-described CVD process can be utilized in systems known for multistep processing of semiconductor substrates, such as is disclosed by Maydan et al in US Patent 4,951,601 or in vacuum systems designed to deposit multiple layers onto large glass substrates for the manufacture of thin film transistors, as described in our European Patent Application entitled "VACUUM PROCESSING APPARATUS HAVING IMPROVED THROUGHPUT", filed 17th December 1993 reference 41312000 and our US Patent Application No. (Ref. AM 392) entitled "METHOD OF HEATING AND COOLING LARGE AREA GLASS PLATES AND APPARATUS THEREFOR". This vacuum system is described below with reference to Fig. 2.

Fig. 2 is a plan view of a vacuum system for deposition of multiple films onto large glass substrates.

Referring now to Fig. 2, a deposition system 111 comprises a series of chambers for deposition of a plurality of thin films on large area glass substrates. Cassettes 112A, 112B, 112C and 112D contain a plurality of shelves mounted on an elevator assembly for the storage of large glass substrates thereon. A robot 114 is used to carry the glass substrates one at a time from the cassettes 112 into one of two combination cool and load lock chambers 116A and 116B through a closable opening 117 to atmosphere. The system 100 also includes a heating chamber 118 to bring the glass substrates up to deposition temperatures. A series of four CVD chambers 120, 122, 124 and 126, together with the two cooling/load lock chambers 116 and the heating chamber 118 define between them a transfer chamber 128. The cooling/load lock chambers 116A and 116B and the heating chamber 118 have cassettes mounted on an elevator assembly (not shown) that can be indexed vertically. The cassettes of these heating and cooling chambers 116A, 116B and 118 have conductive shelves therein for supporting the glass substrates while they are being heated or cooled.

After the robot 114 transfers a glass substrate from a cassette 112 into the cassette of a cooling/load lock chamber 116A, the elevator assembly raises (or lowers) the cassette by the height of one shelf, when another glass substrate is transferred to the cooling chamber 116A by the robot 114. When all of the shelves in the cassette of the chamber 116A have been filled, the closable opening 117 is closed and the chamber 116A is evacuated. When the desired pressure is reached, a closable opening 131 adjacent the transfer chamber 128 is opened. A transfer robot (not shown) transfers all of the glass substrates from the cooling/load lock chamber 116A to a cassette in the heating chamber 118, where the glass substrates are heated to near deposition temperatures. The cassette in the heating chamber 118 and the cooling chamber 116A are raised or lowered after each transfer to present a different shelf to the transfer robot in the transfer chamber 128.

When the glass substrates have reached deposition temperature, the transfer robot transfers the glass substrate to one or more of the CVD chambers 120, 122, 124 or 126 sequentially in a preselected order. For example, the multilayer thin films of the invention may be deposited in a first CVD chamber, and a doped amorphous silicon film deposited in a second CVD chamber, and the like. When all of the

preselected depositions have been made, the transfer robot transfers the processed glass substrates back to the cassette of the cooling/load lock chamber 116A. The closable opening 131 is closed when all of the shelves in the cooling/load lock chamber 116A have been filled. Concurrently, the robot 114 is transferring another batch of glass substrates from a different cassette 112C to a cassette in the cooling/load lock chamber 116B and evacuating the chamber 116B when loading is complete.

When all of the processed glass substrates in the cooling/load lock chamber 116A have been cooled to below about 150 °C, the chamber 116A is brought to ambient pressure, the closable opening 117 is opened and the robot 114 unloads the now processed and cooled glass substrates back to a cassette 112.

Thus the system 100 is built for continuous operation. The combination of batch heating and cooling of glass substrates, an operation that takes a relatively long period of time, e.g., several minutes, and single substrate CVD processing of thin films, which takes a comparatively short time, maximizes the throughput and efficiency of the system 100.

Although the invention has been described in accordance with certain embodiments and examples, the invention is not meant to be limited thereto. The CVD process herein can be carried out using other CVD chambers, adjusting the gas flow rates, pressure and temperature so as to obtain high quality films at practical deposition rates. Sequential thin films of silicon oxide, gate dielectric silicon nitride, etch stop silicon nitride, and amorphous silicon can be deposited in the same chamber by adjusting various deposition parameters as described above, and in various sequences depending on the transistor design to be made. For example, a silicon oxide layer can be deposited in the chamber of Example 1 using a silane flow rate of 300 sccm, a nitrous oxide flow rate of 6000 sccm, power of 500 Watts, pressure of 2 Torr and a spacing of 1462 mils to give a deposition rate of 924 angstroms/min. Alternatively, one or more of the deposited films can be deposited in another chamber as in Fig. 1. The invention is meant to be limited only by the scope of the appended claims.

25 Claims

1. A method of making thin film transistors comprising
 - depositing a gate dielectric layer over a patterned gate layer on a substrate in a chemical vapor deposition chamber and
 - depositing an amorphous silicon thin film thereover using a temperature of from about 150-370 °C, a pressure of at least about 0.5 Torr and a close spacing between the gas manifold and the substrate for both depositions.
2. A method according to claim 1 wherein said gate dielectric layer is a gate silicon nitride layer.
3. A method according to claim 1 wherein said gate dielectric layer is a gate silicon oxide layer.
4. A method according to claim 2 wherein an etch stop silicon nitride layer is deposited over said amorphous silicon layer in the same reaction chamber.
5. A method according to claim 2 wherein a silicon oxide layer is deposited over said amorphous silicon layer in the same reaction chamber.
6. A method according to claim 1 wherein said substrate is glass.
7. A chemical vapor deposition process comprising
 - depositing a gate dielectric silicon nitride film from a precursor gas including silane and ammonia onto a substrate at a temperature of from about 250-370 °C, and a pressure of at least about 0.5 Torr in a vacuum chamber having a close spacing between the gas inlet manifold and the substrate, and
 - sequentially depositing an amorphous silicon film from a precursor gas including silane thereover under similar reaction conditions in the same reaction chamber.
8. A deposition process according to claim 7 wherein said silicon nitride precursor gas also includes a carrier gas of nitrogen.
9. A deposition process according to claim 7 wherein said amorphous silicon precursor gas includes a carrier gas of hydrogen.

10. A deposition process according to claim 7 wherein the pressure is maintained at about 0.8-2.5 Torr.

11. A deposition process according to claim 7 wherein an etch stop silicon nitride layer is deposited over the amorphous silicon layer in the same reaction chamber.

5

12. A deposition processing according to claim 7 wherein a silicon oxide layer is deposited over the amorphous silicon layer in the same reaction chamber.

13. A deposition process according to claim 7 wherein a thin layer of n+doped amorphous silicon is deposited over the amorphous silicon layer in a separate chamber.

10

14. A deposition process according to claim 7 wherein said substrate is glass.

15

20

25

30

35

40

45

50

55




Fig. 1





Fig. 2



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 608 633 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
01.05.1996 Bulletin 1996/18

(51) Int. Cl.⁶: C23C 16/44, H01L 21/84

(43) Date of publication A2:
03.08.1994 Bulletin 1994/31

(21) Application number: 93310555.3

(22) Date of filing: 24.12.1993

(84) Designated Contracting States:
BE CH DE ES FR GB IT LI NL

(30) Priority: 28.01.1993 US 10110

(71) Applicant: APPLIED MATERIALS, INC.
Santa Clara California 95054-3299 (US)

(72) Inventors:
• Law, Kam S.
Union City, CA 94587 (US)
• Robertson, Robert
Palo Alto, CA 94301 (US)

• Lou, Pamela
San Francisco, CA 94131 (US)
• Kollrack, Marc Michael
Alameda, CA 95401 (US)
• Lee, Angela
Sunnyvale, CA 94086 (US)
• Maydan, Dan
Los Altos Hills, CA 94022 (US)

(74) Representative: Bayliss, Geoffrey Cyril et al
BOULT, WADE & TENNANT
27 Furnival Street
London EC4A 1PQ (GB)

(54) Method for multilayer CVD processing in a single chamber

(57) Multilayer deposition of thin films onto glass substrates to form thin film transistors can be carried out in the same chamber (120) under similar reaction conditions at high deposition rates. We have found that sequential thin layers of silicon nitride and amorphous silicon can be deposited in the same chamber by chemical vapor deposition using pressure of at least 0.5 Torr and substrate temperatures of about 250-370°C. Subsequently deposited different thin films can also be deposited in separate chemical vapor deposition chambers (122, 124, 126) which are part of a single multichamber vacuum system (111).




Fig. 2

EP 0 608 633 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 93 31 0555

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	EP-A-0 476 701 (CASIO COMPUTER CO LTD) 25 March 1992 * page 17, line 35 - line 39 * * page 22, line 22 - line 23 * * page 24, line 55 - page 25, line 11 * * page 28, line 31 - line 49 * * page 28, line 50 - page 29, line 13; claims; figures 12,31 * ---	1-9, 11-14	C23C16/44 H01L21/84
X	ELECTRONICS & COMMUNICATIONS IN JAPAN, PART II - ELECTRONICS, vol. 73, no. 8 PART 02, 1 August 1990 pages 71-78, XP 000179016 KAZUHIKO SUZUKI ET AL 'PHOTOCHEMICAL VAPOR DEPOSITION OF SILICON NITRIDE AND FABRICATION OF THIN-FILM TRANSISTOR' * the whole document * ---	7,9,10, 13,14	
X	US-A-5 075 244 (SAKAI YOSHIHIKO ET AL) 24 December 1991 * the whole document * ---	1,2,4,6, 7,11,13, 14	TECHNICAL FIELDS SEARCHED (Int.Cl.5) H01L
X	EP-A-0 419 160 (GEN ELECTRIC) 27 March 1991 * the whole document * ---	7,13,14	
P,X	EP-A-0 573 823 (MATSUSHITA ELECTRIC IND CO LTD) 15 December 1993 * the whole document * ---	1,6	
-/-			
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 8 March 1996	Examiner Brothier, J-A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document</p>			

EPO FORM 1501 (3.0.92) (P04C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 93 31 0555

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 139, no. 2, 1 February 1992 pages 548-552, XP 000334393 KUO Y ET AL 'REACTIVE ION ETCHING OF PECVD N+ A-SI:H PLASMA DAMAGE TO PECVD SILICON NITRIDE FILM AND APPLICATION TO THIN FILM TRANSISTOR PREPARATION' * page 549, right column; figure 1 *	1,2,4,6,7,9,11,13,14	
A	EP-A-0 272 140 (APPLIED MATERIALS INC) 22 June 1988 * the whole document *	1	
D,A	& US-A-4 892 753 (WANG DAVID N ET AL) 9 January 1990	1	
A	EP-A-0 272 141 (APPLIED MATERIALS INC) 22 June 1988 * the whole document *	1	
D,A	& US-A-4 951 601 (MAYDAN DAN ET ASL) 28 August 1990	1	
A	IEEE ELECTRON DEVICE LETTERS, vol. EDL-3, no. 7, July 1982 NEW YORK US, pages 187-189, T. KODAMA ET AL. 'A Self-Alignment Process for Amorphous Silicon Thin Film Transistors' * the whole document *	1,3,6	TECHNICAL FIELDS SEARCHED (Int.Cl.5)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 8 March 1996	Examiner Brothier, J-A
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 01.82 (P04C01)